Abstract-Total ionizing dose (TID) effects in ultra-thin body Ge on Insulator (GOI) junctionless CMOSFETs with recessed source/drain and channel have been studied. 10-keV X-ray irradiation leads to net hole trapping at the top and bottom Ge/dielectric interfaces of both GOI NFETs and PFETs. The Ge channel thickness and post-oxidation processing can strongly affect the radiation response. Application of negative back-gate bias can moderate the radiation-induced threshold-voltage shifts.
I. INTRODUCTION
A S CMOS technology is moving into the sub-10 nm node, Si-based channel technologies are approaching physical limits, so the need for alternative channel materials to replace Si is becoming greater. Ge is a promising channel material, especially for pMOS devices, due to its high carrier mobility for both electrons and holes and demonstrated process compatibility with conventional Si technology. Among the technological challenges of incorporating Ge into CMOS technology, developing a high-k gate oxide with a high quality oxide/Ge interface is among the most important ones. Significant progress [1] - [7] has been made in the development of increasingly mature high-k gate stacks on Ge. Devices have been fabricated on bulk Ge and germanium-on-insulator (GOI) Manuscript wafers with low interface trap density [4] - [7] , and Ge-based CMOS circuit technology has been demonstrated that includes both high performance NFETs and PFETs, as shown in Fig. 1 [1] , [5] , [6] .
In this work, we report a study of total ionizing dose (TID) effects in ultra-thin body Ge-on-insulator (GOI) junctionless CMOSFETs with recessed source/drain (S/D) and channels. We find that both NFETs and PFETs exhibit negative threshold voltage shifts ( V th ) due to net hole trapping in both the gate and buried oxide layers. It is also demonstrated that both channel thickness and post-oxidation (PO) processing can strongly affect the radiation hardness of Ge MOSFETs.
II. DEVICES AND EXPERIMENTS
As illustrated in Fig. 1 were fabricated on the same Ge-on-insulator (GOI) wafer with 180 nm of lightly doped Ge (100) on top of 400 nm of SiO 2 on a Si (100) substrate. Ion implantation and dopant activation were carried out separately for the NFETs and PFETs, following surface cleaning and mesa isolation. Channels of thicknesses 10, 25, and 60 nm were formed by SF 6 ICP dry etching. Al 2 O 3 gate oxide was deposited by ALD followed by a post-deposition oxidation (PO) with effective oxide thickness (EOT) of: (1) ∼ 5 nm for devices with 10 nm-thick channel, and (2) ∼ 3 nm for devices with 25 and 60 nm-thick channels. Recessed sources and drains (S/D) were processed [5] , [6] . Devices were irradiated with 10-keV X-rays at a dose rate of 31.5 krad(SiO 2 )/min at room temperature with all device terminals grounded. Radiation-induced threshold voltage shifts ( V th ) for both the top gate and back gate structures (with buried SiO 2 as gate oxide) were extracted and analyzed. A semiconductor parameter analyzer, HP4156A, was used to supply DC bias during the experiment, as well as to perform the I d -V g characterization before and after each exposure.
III. RESULTS AND DISCUSSION

A. Comparison Between Ge NFET and PFET Devices
Figs. 2(a) and (b) show I d -V g characteristics of a Ge NFET and PFET with channel thickness of 25 nm for x-ray doses up to 1 Mrad(SiO 2 ). Fig. 2(c) shows radiation-induced V th shifts ( V th ) for these devices. Negative V th shifts are observed after x-ray irradiation in each case. The magnitude of the negative V th shifts of the NFET and PFET are similar, as expected. During irradiation, the leakage current in the PFET increases by ∼ 10 times up to 1 Mrad(SiO 2 ), whereas the leakage current in the NFET only increases by half as much. In previous studies of Ge pMOS devices, this increase has been associated with S/D junction leakage [8] . Fig. 3 shows the maximum transconductance of the n and p-channel devices as a function of dose. The transconductance of each device decreases by 10-15 % after devices are irradiated to 1 Mrad(SiO 2 ). This is consistent with a small but finite buildup of interface traps in these devices.
B. Effect of Back Gate Bias
The back gate threshold voltage shifts ( V th,back ) that result from charge trapping in the 400 nm buried SiO 2 layer are also monitored and extracted during x-ray irradiation, as shown in Figs. 4(a) and (b) . Negative V th,back is observed, with a shift of up to −14 V after 1 Mrad(SiO 2 ), due to a large amount of hole trapping in the buried oxide. For devices with a thin Si channel, such a large negative V th in the buried oxide can couple electrostatically to the top-gate transistor. Hence, for these devices the negative V th observed in Fig. 2 for the top-gate transistor most likely is dominated by this back-gate coupling [9] - [12] as relatively small (but most likely nonzero) shifts are expected as a result of hole trapping in the relatively thin (3 nm EOT Al 2 O 3 ) gate dielectrics [12] - [14] . These shifts in threshold voltage and increases in leakage are the most significant radiation effects observed in these devices. Maximum transconductance for PFETs and NFETS with increasing radiation dose up to 1 Mrad(SiO 2 ). These devices received PO annealing. These results strongly support the idea that the shifts observed in Figs. 2(a) and (b) are primarily due to charge trapping in the buried oxide. We note that similar coupling between charge trapping in the buried oxide and Si FinFETs built on SOI has also been observed [15] . 
C. Effects of Channel Thickness
To investigate the effects of recessed Ge channel thickness on TID responses of both NFETs and PFETs, TID experiments on devices with various T ch 's were performed. Figs. 6(a) and (b) show V th as a function of x-ray dose up to 1 Mrad(SiO 2 ) for T ch = 10, 25, and 60 nm for NFETs and PFETs, respectively. Devices with 10 nm-thick channels have an EOT of 5 nm, while devices with 25 and 60 nmthick channels have EOT of 3 nm, so we normalized the experimentally extracted V th ( V th,ex p ) to the equivalent V th with EOT of 3 nm via the relationship V th ∝ t 2 ox [13] , [14] . In Figs. 6(a) and (b) , devices with all channel thicknesses show negative V th for both NFETs and PFETs, indicating net hole trapping. Both NFETs and PFETs show that V th decreases as channel thicknesses decreases, which is due to better electrostatic control of the top gate as channel thickness shrinks, consistent with the responses of nanowire devices in [16] .
D. Process Effect: Post Oxidation Anneal
The effect of the PO process on the radiation hardness of Ge NFETs and PFETs was also evaluated. In the PO process, 1 nm Al 2 O 3 layer is first deposited by ALD, and then a rapid thermal anneal (RTA) is performed in pure O 2 for 30 s to passivate the Al 2 O 3 /Ge interface by forming a thin GeO x layer. Finally, a few nanometers of Al 2 O 3 are deposited by ALD to Threshold voltage shifts ( V th ) as functions of x-ray dose for Ge NFETs with the PO process described in the text (black) and without (red). Both devices have the same channel thickness and Al 2 O 3 gate oxide thickness. All the terminals of the devices are biased at 0 V during irradiation.
achieve the target EOT by design [6] . It has been previously reported that the PO process (500 • C, 30 s O 2 anneal [6] ) can help reduce the defective GeO x interfacial layer and improve the Al 2 O 3 /GeO x /Ge interface quality [5] , [6] . Fig. 7 shows V th of NFETs with and without this PO process as functions of dose. Both Ge NFETs otherwise have the same device Id-Vg characteristics of PO processed n type device after 1Mrad(SiO2) irradiation at different substrate bias. structure, including channel thickness and Al 2 O 3 thickness. The Ge NFET without the PO process shows a much larger V th than devices with the PO process, which is attributable to the reduced GeO x interfacial layer in the device with PO (∼ 1 nm) as compared to the one without (∼ 3 nm). Moreover, the oxide-trap charge density in devices with the PO process is lower than that without the PO process. Hence, the use of post-oxide processing can improve the radiation response of Ge-on-Insulator CMOS devices and ICs. Fig. 8 shows I d -V g curves for a PO processed GeOI NFET as a function of substrate bias during measurement, after the device was irradiated to 1 Mrad(SiO 2 ). Changing the substrate bias after irradiation strongly affects the I d -V g characteristics, with the largest shifts observed with +20 V applied during measurement, and negligible shifts observed with −20 V applied during measurement, consistent with the results of Huang et al. [17] . This emphasizes that nearly all of the observed radiation effects in the PO-annealed devices with the thinnest gate oxides result almost entirely from backgate coupling, which leads to large threshold voltage shifts, modest transconductance degradation (perhaps due to interface traps at the Si/buried channel interface), and increases in leakage current. Moreover, they confirm that the application of back-gate bias can moderate or even negate these coupling effects in these devices [17] . In contrast, Fig. 7 clearly shows that devices that do not receive PO processing show additional trapped-positive charge buildup that is associated with the thicker, defective GeO x interfacial layer. Hence, only devices with PO processing appear promising for future IC applications [5] , [6] , [18] .
IV. CONCLUSIONS
We have evaluated the radiation hardness of Ge-channel NFETs and PFETs built in a junction-less structure, with recessed channel and S/D. Both the top gate with Al 2 O 3 and the back gate with buried SiO 2 can contribute to negative threshold voltage shifts during irradiation due to net hole trapping, but the effects of charge trapping in the buried oxide are dominant for optimized structures. The Ge channel thickness and PO process can strongly affect the device radiation tolerance. Reducing the thickness of the Ge channel to 10 nm helps to improve the electrostatic control and the radiation hardness of these Ge-on-Insulator NFETs and PFETs. Postoxidation processing, including oxygen annealing, can reduce the GeO x interfacial layer thickness and improve its quality, leading to improved radiation hardness. Radiation-induced shifts in top-gate characteristics induced by back-gate coupling can be moderated or compensated by application of negative substrate bias.
